Home Home > GIT Browse > SLE15-SP1-AZURE
summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorThomas Bogendoerfer <tbogendoerfer@suse.de>2019-06-19 18:03:06 +0200
committerThomas Bogendoerfer <tbogendoerfer@suse.de>2019-06-19 18:04:28 +0200
commitb9970774b0d385a8e07c7f7dd4687e7e7b322623 (patch)
treeca25e142cb4a9c125f5bb35b9d3fb6fd3f7683d2
parent62c734b42dd51f3071b88e3c683c09c68d09cb62 (diff)
platform/x86: mlx-platform: Add support for fan direction
register (bsc#1112374).
-rw-r--r--patches.drivers/platform-x86-mlx-platform-Add-support-for-fan-direct.patch59
-rw-r--r--series.conf1
2 files changed, 60 insertions, 0 deletions
diff --git a/patches.drivers/platform-x86-mlx-platform-Add-support-for-fan-direct.patch b/patches.drivers/platform-x86-mlx-platform-Add-support-for-fan-direct.patch
new file mode 100644
index 0000000000..67ee8f53f2
--- /dev/null
+++ b/patches.drivers/platform-x86-mlx-platform-Add-support-for-fan-direct.patch
@@ -0,0 +1,59 @@
+From: Vadim Pasternak <vadimp@mellanox.com>
+Date: Wed, 12 Dec 2018 23:59:11 +0000
+Subject: platform/x86: mlx-platform: Add support for fan direction register
+Patch-mainline: v5.1-rc1
+Git-commit: aff475804f608c5375dc1c5df6f0fdeb63459ccb
+References: bsc#1112374
+
+Provide support for the fan direction register.
+This register shows configuration for system fans direction, which could
+be forward or reversed.
+For forward direction - relevant bit is set 0;
+For reversed direction - relevant bit is set 1.
+
+Signed-off-by: Vadim Pasternak <vadimp@mellanox.com>
+Signed-off-by: Darren Hart (VMware) <dvhart@infradead.org>
+Acked-by: Thomas Bogendoerfer <tbogendoerfer@suse.de>
+---
+ drivers/platform/x86/mlx-platform.c | 9 +++++++++
+ 1 file changed, 9 insertions(+)
+
+--- a/drivers/platform/x86/mlx-platform.c
++++ b/drivers/platform/x86/mlx-platform.c
+@@ -33,6 +33,7 @@
+ #define MLXPLAT_CPLD_LPC_REG_LED3_OFFSET 0x22
+ #define MLXPLAT_CPLD_LPC_REG_LED4_OFFSET 0x23
+ #define MLXPLAT_CPLD_LPC_REG_LED5_OFFSET 0x24
++#define MLXPLAT_CPLD_LPC_REG_FAN_DIRECTION 0x2a
+ #define MLXPLAT_CPLD_LPC_REG_GP1_OFFSET 0x30
+ #define MLXPLAT_CPLD_LPC_REG_WP1_OFFSET 0x31
+ #define MLXPLAT_CPLD_LPC_REG_GP2_OFFSET 0x32
+@@ -1184,6 +1185,12 @@ static struct mlxreg_core_data mlxplat_m
+ .bit = 1,
+ .mode = 0444,
+ },
++ {
++ .label = "fan_dir",
++ .reg = MLXPLAT_CPLD_LPC_REG_FAN_DIRECTION,
++ .bit = GENMASK(7, 0),
++ .mode = 0200,
++ },
+ };
+
+ static struct mlxreg_core_platform_data mlxplat_default_ng_regs_io_data = {
+@@ -1307,6 +1314,7 @@ static bool mlxplat_mlxcpld_readable_reg
+ case MLXPLAT_CPLD_LPC_REG_LED3_OFFSET:
+ case MLXPLAT_CPLD_LPC_REG_LED4_OFFSET:
+ case MLXPLAT_CPLD_LPC_REG_LED5_OFFSET:
++ case MLXPLAT_CPLD_LPC_REG_FAN_DIRECTION:
+ case MLXPLAT_CPLD_LPC_REG_GP1_OFFSET:
+ case MLXPLAT_CPLD_LPC_REG_WP1_OFFSET:
+ case MLXPLAT_CPLD_LPC_REG_GP2_OFFSET:
+@@ -1360,6 +1368,7 @@ static bool mlxplat_mlxcpld_volatile_reg
+ case MLXPLAT_CPLD_LPC_REG_LED3_OFFSET:
+ case MLXPLAT_CPLD_LPC_REG_LED4_OFFSET:
+ case MLXPLAT_CPLD_LPC_REG_LED5_OFFSET:
++ case MLXPLAT_CPLD_LPC_REG_FAN_DIRECTION:
+ case MLXPLAT_CPLD_LPC_REG_GP1_OFFSET:
+ case MLXPLAT_CPLD_LPC_REG_GP2_OFFSET:
+ case MLXPLAT_CPLD_LPC_REG_AGGR_OFFSET:
diff --git a/series.conf b/series.conf
index 45ecdaf212..b0a34ff1d7 100644
--- a/series.conf
+++ b/series.conf
@@ -45713,6 +45713,7 @@
patches.arch/0003-dma-introduce-dma_max_mapping_size
patches.arch/0004-virtio-introduce-virtio_max_dma_size
patches.arch/0005-virtio-blk-consider-virtio_max_dma_size-for-maximum-segment-size
+ patches.drivers/platform-x86-mlx-platform-Add-support-for-fan-direct.patch
patches.drivers/platform-x86-intel_pmc_core-Handle-CFL-regmap-proper.patch
patches.drivers/platform-x86-intel_pmc_core-Fix-PCH-IP-sts-reading.patch
patches.drivers/platform-x86-intel_pmc_core-Fix-PCH-IP-name.patch